I. INTRODUCTION
T HE phase-locked loop (PLL)-based frequency synthesizer (PLL-FS), shown in Fig. 1 , is a critical component for frequency translation and channel selection in wireless transceivers. A fully integrated frequency synthesizer in CMOS is preferable because of its low cost, reliability, and small printed circuit board area. There are two highlights of the proposed frequency synthesizer, namely, an enhanced low-power inherently glitch-free phase-switching prescaler and an area-and power-efficient integratable loop filter based on a capacitance multiplier.
Since the on-chip LC oscillator can operate at very high frequencies, the prescaler becomes the speed bottleneck of the high-frequency PLL designed in CMOS technology. Usually, the prescaler consumes lots of power and takes a significant chip area, and its operating frequency is limited by the CMOS technology [1] - [4] power hungry [1] - [6] . Furthermore, compared with the asynchronous 2 frequency divider, this synchronous stage often can only operate at a much lower input frequency. The existing phase-switching prescaler [7] - [10] generates four 90 -spaced phases using two stages of 2 divider in cascade. Then it uses a 4-to-1 multiplexer (MUX) to switch from one phase to the next phase lagging 90 . This architecture exploits the toggling speed of a flip-flop or even an analog 2 frequency divider, and thus, it can work much faster than the conventional prescaler based on the synchronous counter. However, the main drawback of this approach is the potential glitches, which can cause the following counter to miscount. Various significant efforts have been made in the literature to remove the glitches [7] - [10] . Unfortunately, these glitch-removing techniques either involve substantial power and/or reduce the maximum operating speed. Furthermore, the phase-switching operation is still not robust enough with these existing glitch-removing techniques.
In this paper, an enhanced low-power and inherently glitchfree phase-switching prescaler is proposed. We judiciously arranged the phase-switching sequence in the prescaler to avoid glitches. Furthermore, the phase-switching is made between eight 45 -spaced phases. The resulting architecture both reduces power consumption and improves circuit robustness.
The loop filter is a barrier in fully integrating the narrow-band PLL because of its large integrating capacitor. To make the loop capacitance as small as possible while keeping the same loop bandwidth, designers increase the loop resistance and reduce the charge-pump current. However, there are practical limitations for both the loop resistance and the charge-pump current.
Thermal noise in the large resistor modulates the VCO control voltage and generates phase noise, and the charge-pump noise increases when the current decreases.
The dual-path topology has been a popular solution to this problem [11] - [15] . It equivalently scales down the large integrating and zero-generating capacitance by the scaling factor of the dual charge-pump currents. Besides increased noise and power due to active devices, the charge pump of the integration path is still working with a very small current and contributes significant noise. Also, the delay mismatch of the dual charge pumps may change the loop filter parameters. Furthermore, for the implementations in [12] - [14] , the voltage decay of the low-pass path causes undesirable ripples on the VCO control voltage.
To overcome the constraints of the dual-path topology, a novel loop filter solution is proposed in this work. A capacitance multiplier [16] based on current techniques is used to reduce the capacitance by a large factor, and make it easily integratable within a small area.
Section II explains the architecture of the frequency synthesizer. The designs of the proposed prescaler and loop filter are covered in Sections III and IV, respectively. Section V addresses the implementation of the other building blocks of the frequency synthesizer. Experimental results are presented in Section VI. Finally, conclusions are drawn in Section VII.
II. SYNTHESIZER ARCHITECTURE
The synthesizer is based on the fractional-PLL architecture [17] , [18] . The block diagram of the fractionalfrequency synthesizer is illustrated in Fig. 1 . It consists of a phase-frequency detector (PFD), a charge pump, a loop filter, a VCO, a dual-modulus prescaler, and a programmable divider. In this monolithic design, the VCO was integrated with on-chip spiral inductors, and the on-chip loop filter was implemented by means of a capacitance multiplier. A dual-modulus prescaler (divide ratio or ) and a programmable pulse-swallowing divider are used in this scheme. A feedback from the divider is for the prescaler's modulus control (MC).
and are programmable integers and is a programmable fraction. The nominal frequency divide ratio is .
III. ENHANCED PHASE-SWITCHING PRESCALER
To overcome the disadvantages of the existing phaseswitching prescaler mentioned in Section I, an enhanced inherently glitch-free phase-switching prescaler, as shown in Fig. 2 , is suggested in this design. One additional divide-by-2 stage is added to further divide down the input signal before phase switching occurs. This stage consists of two master-slave FFs in parallel to generate eight 45 -spaced phases, -. The spacing in time domain remains to be one prescaler's input cycle. Since the frequency of input phases is reduced by half (from to ), signal-level amplification is no longer needed, and the 8-to-1 MUX can be implemented with standard digital cells instead of current-mode logic gates to save power. Furthermore, the robustness of the phase-switching operation is improved due to the relaxed timing requirement. One problem associated with using two divide-by-2 FFs working in parallel is that the eight output waveforms, -, can be either of two possible patterns. Although the phase relationship of the four outputs of each FF is fixed, the combination of the eight outputs has two and only two possible patterns. It depends on the initial status of the two FFs and the beginning order of their clock signals. One pattern is that shown in Fig. 3 . Compared with this pattern, the phases of odd-numbered signals are changed by 180 , that is, the phases are exchanged in signal pairs and in the other pattern. Fig. 3 illustrates how we change the switching sequence to obtain an inherently glitch-free phase-switching which yields the MUX output . It effectively swallows a cycle, that is, the instantaneous divide ratio is increased by one, when switching occurs in the conventional sequence. The main problem with this conventional switching scheme is the potential glitches at the MUX output. As shown in Fig. 3 , if the switching from to occurs at instant where and have different logic levels, there will be an unwanted glitch at the MUX output . However, if the switching is reversed from to , that is, the instantaneous divide ratio is decreased by one, there will be no glitches in the MUX output whenever the switching occurs. The difference can be seen in Fig. 3 where the switching from to occurs at instant and the MUX output is glitch-free although and have different logic levels at this time instant. Since the enhanced phase-switching architecture is inherently glitch free, no power-hungry retiming or synchronization circuit is needed for the switching control and the robustness of the switching operation is guaranteed. The division ratio of the prescaler is 15/16. When the MC input is high, one switching occurs during the prescaler's output cycle, and the instantaneous division ratio of the prescaler is 15. Otherwise, no switching occurs and the division ratio is 16.
To deal with the two possible phase patterns, the phase relationship between and is detected to self-adjust the switching sequence. If leads by 45 , the phase switching will occur in the following sequence:
. If leads by 225 , the switching sequence is . The schematic of the high-speed master-slave FF configured as a 2 divider is illustrated in Fig. 4 . It uses source-coupled logic (SCL) without tail current. Thus, it can toggle at a very high frequency with low power supply. The input 2 divider determines the prescaler's maximum operating frequency as well as its input sensitivity.
IV. LOOP FILTER WITH CAPACITANCE MULTIPLIER

A. Characteristics of the Third-Order Loop Filter
A third-order passive loop filter for the charge-pump PLL is shown in Fig. 5 . There are three capacitors and two resistors. produces the first pole at the origin for the type-II PLL. This is the largest capacitor, hence, it is a key integration bottleneck of the PLL. and are used to generate a zero for loop stability. is used to smooth the control voltage ripples and to generate the second pole. and are used to generate the third pole to further suppress reference spurs and the high-frequency phase noise in the PLL. The transimpedance of this loop filter is (1) where and . In the filter, there are three poles and one finite zero. The locations of the poles and zero can be approximated for the case of , , and as
and (5) One additional pole at the origin in the PLL comes from the VCO. The PLL 3-dB bandwidth , which is equal to its open-loop unity gain , must be placed somewhere between and to obtain a reasonable phase margin for the PLL loop stability. Assuming that and , then the phase margin yields (6) For example, if is 16 (or 9) times of , then is 62 (or 53 ).
B. On-Chip Loop Filter With Capacitance Multiplier
In this paper, the loop filter values are k , pF, pF, k , and pF. With PLL loop bandwidth of about 250 kHz, calculations using (1)- (6) show that the PLL loop phase margin is about 51 . To overcome the disadvantages of the dual-path topology, the capacitance scaling technique [16] is employed in the design of the thirdorder on-chip loop filter. In TSMC 0.35-m CMOS process, the 160-pF poly-to-poly capacitor would occupy about 0.2 mm of die area. To reduce its area, it was built with a capacitor pF scaled up by a factor of 16, as shown in Fig. 6 . To minimize the current leakage at node , cascode current mirrors with long-channel transistors are used. The equivalent small-signal admittance at the input terminal is (7) and are parasitic capacitors at node and , respectively. Usually, and because includes the large parasitic capacitance between the bottom plate of poly-poly capacitor and ground. is the transconductance of transistor M1, and is the overall conductance at node .
is the current gain of the current mirror (or current amplifier). Fig. 7 shows the simulated frequency responses of in comparison with an ideal 160-pF capacitor. The three corner frequencies of are
and (10) and are poles while is a zero. can be approximated in the four frequency ranges separated by the above three corner frequencies as follows.
1) At very low frequencies, i.e., , . 2) In the frequency range of , , which is the intended capacitance. 3) In the frequency range of , . 4) At very high frequencies, i.e., , . The following two constraints on the corner frequencies of the scaled capacitance are imposed for this application. 1) To minimize the current leakage, a small value of is needed to make as low as possible. Also, the current mismatch between the top and bottom current sources at node must be minimized. 2) To keep the PLL's phase margin unchanged, it is desirable that the second corner frequency should be much larger than the zero of the loop filter , i.e., . The first requirement can be met by using cascode current mirrors with long-channel transistors, but the second require- ment may not be satisfied in some cases. Therefore, we need to investigate the impact on the loop filter's frequency response when is not satisfied. In the frequency range of , from (7), we have
Thus, in this frequency range, the capacitance multiplier is equivalent to the desired capacitance in series with a resistance of value. Since is in series with the capacitance multiplier, then the overall resistance is increased and the zero of the loop filter becomes (12) If is less than 20% of , that is (13) it can be neglected. Otherwise, we need to reduce the resistance of by the amount of to keep the zero frequency unchanged. This imposes that should never be greater than . The simulated frequency responses of this loop filter with scaled and nonscaled capacitors, respectively, are shown in Fig. 8 . It indicates that the resistance at node is around 30 M , which is large enough to make the current leakage negligible, and one can say that the capacitance multiplier emulates a large grounded capacitance very well in this application.
Finally, we must check the noise introduced by the capacitance multiplier to make sure that it is negligible in comparison with other noise sources in the frequency synthesizer. We consider the phase noise caused by the capacitance multiplier at 1-MHz offset because the phase noise requirement around 1 MHz is the most stringent for most of the wireless applications. Since the thermal noise dominates at 1 MHz, a simple way is to compare the equivalent noise resistance of the capacitance multiplier with . From Fig. 7(a) and the analysis made before, we know that the admittance of the capacitance multiplier at 1 MHz is approximately . Neglecting the minimized noise of the bias, the voltage noise density of the capacitance multiplier is approximately given by (14) The transconductance of transistor M2, , can be less than for noise optimization, but let us consider the case , then (14) yields (15) Therefore, the thermal noise produced by the capacitance multiplier is equivalent to the one generated by a resistance of value. To make the noise contribution from capacitance multiplier at 1 MHz negligible, we need to satisfy, i.e. (16) As far as the noise contribution from [12] is negligible for a certain application, the noise contributed by the capacitance multiplier is also negligible.
In our design, the sizes (in micrometers) of transistors M1-M4 are 12/2, 6/3, 12/3, and 12/3, respectively. The dc current of this branch is 5 A.
mA/V, which is large enough to satisfy the conditions in (13) and (16) . This capacitance multiplier consumes only 0.2 mW including its bias circuitry. 
V. OTHER BUILDING BLOCKS OF THE FREQUENCY SYNTHESIZER
A. Phase-Frequency Detector (PFD) and Charge Pump
A commonly used dead-zone-free PFD similar to the one in [12] is used in this paper. Usually, we use an inverter to generate reverse signals and from and , respectively. With a 2-V single supply, a typical inverter delay is 0.3 ns. To improve the linearity of the PFD and charge pump, we should align and with their reverse signals as well as possible. The standard exclusive-or (XOR) based on transmission gates is used to reach this goal in our design. For example, and . The XOR gates are simplified since one of its inputs is tied to either 1 or 0. Simulation results show that the timing misalignment between (or ) and (or ) is reduced to less than 50 ps. The charge pump in this paper is shown in Fig. 9 . Since the reference frequency of this fractional-synthesizer is high, the reference spur is not a concern. Since the turn-on time of the charge pump is only about 1 ns in the locked state, fast and symmetrical transient response of the charge pump is preferred for good linearity.
B. Digital Modulator (SDM)
A third-order single-stage modulator used in the frequency synthesizer of Fig. 1 is implemented as shown in Fig. 10 . It is a modified version of the one reported in [18] . A delay is added for each integrator (accumulator) to increase the maximum operating speed of the modulator. The quantizer has three levels: 0, 1, and 2, which is the minimum number of quantization levels that makes the stable dc input cover the fractional range from 0.5 to 1.5. To reduce the circuit complexity and increase the operating speed of the adder before the quantizer, its three inputs are truncated. Compared with other topologies studied in [19] , this one has less spread phase error at the PFD introduced by the modulator, and it reduces the phase noise associated with the charge pump and the folding of phase noise due to PLL nonlinearities.
C. VCO
The schematic of the LC VCO used in this paper is shown in Fig. 11 . On-chip spiral inductors with patterned ground shields are built with the top metal layer. The quality factor value of the spiral inductors is only around two. To cover the center frequency variation, the VCO tuning range, through , is designed to be wide (around 10%) in this work. Since the dc level of the VCO output matches that of the prescaler input, the VCO drives the prescaler directly in this PLL. The VCO needs to draw a large current (more than 4 mA) to generate enough output swing. It is the main power-consuming building block in the whole PLL system and the on-chip spiral inductors (about 2 nH each) occupy a large chip area.
VI. EXPERIMENTAL RESULTS
The chip was fabricated in TSMC 0.35-m double-poly fourmetal CMOS technology through MOSIS. Each building block is encircled by double guard rings to minimize the substrate noise. Fig. 12 shows the microphotograph of the whole chip, which includes the monolithic PLL and some standalone blocks for testing. The monolithic PLL has an area of 0.85 mm (100%) out of which the digital modulator, the VCO, the loop filter, and the prescaler occupy 0.5 mm (58.8%), 0.15 mm (17.7%), 0.05 mm (5.9%), and 0.04 mm (4.7%), respectively. The VCO and the prescaler draw 6 and 2 mA from a 1.5-V supply, respectively, and other blocks draw 2 mA from a 2-V supply in total, whereby the whole PLL system consumes 16 mW. Compared with the 18-mW dual-path loop filter in [12] , the proposed loop filter with capacitance multiplier consumes only 0.2 mW.
The performances of the standalone prescaler were measured. Fig. 13 shows the input sensitivity versus frequency with supply voltage of 1.5 V. The maximum input power (the upper trace in Fig. 13 ) is limited to 10 dBm by the signal generator. The self-oscillating frequency of the prescaler is around 1.316 GHz in the absence of an input ac signal. The maximum operating frequency and the corresponding power consumption increases with supply voltage, and this is shown in Fig. 14 . The prescaler works up to 4.1 GHz with 3.0-V power supply. The measured residual phase noise of the prescaler with a 2.0-GHz input and divide ratio of 15 is shown in Fig. 15 . The phase noise at 1.0-kHz offset is 124 dBc/Hz. It is worthwhile to mention that the frequency synthesizer designed in 0.25-m CMOS in [3] failed to work beyond 2.41 GHz due to limitations of the conventional prescaler.
The power spectrum and phase noise of the PLL-FS output were measured by using the Rohde & Schwarz FSEB30 spectrum analyzer. They are shown in Figs. 16 and 17 , respectively. Reference spurs of 55 and 57 dBc are observed with reference frequencies of 40 and 50 MHz, respectively, in Fig. 16 . The frequency synthesizer output tuning range is 9.4%, from 2.23 to 2.45 GHz. The PLL loop bandwidth is 250 kHz. The phase noise levels at 10-MHz offset are 126 and 128 dBc/Hz with the reference frequency of 40 and 50 MHz, respectively, which is mainly limited by the low-quality inductor. The spurs caused by the nonideal 45 spacing [e.g., at 6.25 MHz in Fig. 17(b) ] in the phase-switching prescaler are negligible. Based on the low-power and robust phase-switching prescaler and loop capacitance multiplier, the proposed topology saves considerable power and area while improving the circuit robustness.
VII. CONCLUSION
A monolithic 2.4-GHz fractional-frequency synthesizer is designed in 0.35-m CMOS technology. New approaches have been made to tackle the speed bottleneck (the prescaler) and integration bottleneck (the loop filter) of the PLL-based frequency synthesizer. An enhanced inherently glitch-free phase-switching prescaler is proposed. It is robust and power and area efficient. Capacitance scaling is deployed to integrate a large capacitor of the loop filter within small die area. This technique avoids the constraints of the dual-path topology [11] - [15] , and it can emulate capacitors of hundreds of picofarads easily integratable on chip. The PLL operates with 1.5 V (analog), 2.0 V (digital), and consumes 16 mW. Measurement results verified the feasibility and robustness of the enhanced phase-switching prescaler and the practicality of the loop capacitance multiplier. 
